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[571 ABSTRACT 
CCD imagers with a novel replicated-line-imager archi- 
tecture are abutted to form an extended line sensor. The 
sensor is preceded by optics having a slit aperture and 
having an optical beam splitter or astigmatic lens for 
projecting multiple line images through an optical col- 
or-discriminating stripe filter to the CCD imagers. A 
very high resolution camera suitable for use in a satel- 
lite, for example, is thus provided. The replicated-line 
architecture of the imager comprises an area-array 
CCD, successive rows gf which are illuminated by 
replications of the same line segment, as transmitted by 
respective color filter stripes. The charge packets 
formed by accumulation of photoresponsive charge in 
the area-array CCD are read out row by row. Each 
successive row of charge packets is then converted 
from parallel to serial format in a CCD line register and 
its amplitude sensed to generate a line of output signal. 
18 Claims, 5 Drawing Figures 
\ / .\ / 
\ / 
TRAYERSE 
’ DlRECllON 
LIP 
DIRECTION 
c a m  
SrFIPi 
F I L E R  
4 
https://ntrs.nasa.gov/search.jsp?R=20080008202 2019-08-30T03:22:16+00:00Z
U.S. Patent May5,1987 Sheet 1 of5 4,663,656 
IMAGE FIELD 6- 
TRAVERSE 
DIRECT1 ON 
ti 
LINE 
\ / 
\ / 
\ /  
OPTICS FOR IMAGE LINE SCANNING 
\\ / / 
3\ / 
COLOR 
STRIPE 
FILTER 
4 
Fig. I 
U.S. Patent May5,1987 Sheet 2 of 5 4,663,656 
513 1024 
I 
BLOOMING DRAIN 
BD 1 (OPTIONAL) 
/ 
I 
BLOOMING DRAIN 
BD 2 (OPT1 ONAL) 
f i g .  2 
U.S. Patent M a y 5 , i w  Sheet 3 of 5 4,663,656 
'3A 
+ 2 A  
'IA 
f i g .  3 
U.S. Patent May5,igm Sheet 4 of 5 4,663,656 
U.S. Patent M a y 5 , i w  
I 
I 
I 
$3 
? 
m 
a; iz 
h 
TJ 
T 
N 
m 
N 
Q: 
Sheet 5 of 5 4,663,656 
! m  
1 
I II 
L 
I 
I 
L t/nl 
4663,656 
1 
HIGH-RESOLUTION CCD IMAGERS USING 
AREA-ARRAY CCD’S FOR SENSING SPECTRAL . 
COMPONENTS OF AN OPTICAL LINE IMAGE 
The invention described herein was made in perfor- 
mance of work under NASA Contract No. NAS 
5-27505 and is subject to the provisions of Section 305 
of the National Aeronautics and Space Act of 1958 (72 
Stat. 435; 42 U.S.C. 2457). 
FIELD OF INVENTION 
Our invention relates to CCD television cameras of 
the type incorporating a CCD line imager for line scan- 
ning and deriving transversal scanning of a field of view 
by optical displacement of the image field relative to the 
CCD line imager. 
BACKGROUND O F  T H E  INVENTION 
Such a camera may use a mechanically scanned opti- 
cal slit system. The particular application we concerned 
ourselves with is a camera to be used in a satellite orbit- 
ing a celestial body to be observed. The satellite camera 
has to provide as high resolution of image as feasible 
and has to have color-discriminating capability. Red 
(R), green (G), blue (B) and near infrared (NIR) re- 
sponses to image are separated. 
A CCD field imager, imaging an entire field at any 
time rather than just a slit or line in that field as a CCD 
line imager does, has to have an area array of photosens- 
ing sites. (In this document “photosensing site” refers to 
the location of a photosensing element, supposing pho- 
tosensing not to be done within a CCD charge channel, 
or to the location at which charge carriers are collected 
in a CCD charge transfer channel, but supposing photo- 
sensing to be done in the semiconductive material in 
which the charge transfer channel is formed.) These 
sites are arranged in a field imager of field transfer type 
along each of parallelled charge transfer channels defin- 
ing the columns of the array and are further arranged to 
be in rows. Each row is formed by the alignment of 
respective charge transfer stages in each charge transfer 
channel. So resolution in the direction transverse to line 
scan (and to rows of the array) is limited in a CCD field 
imager of field transfer type by the reciprocal of the 
minimum length of the charge transfer stage. A slight 
improvement is possible by staggering alternate charge 
transfer sites in the rows of the array. A problem is 
encountered in attempting to design a high-resolution 
field imager, as one seeks manyfold increase in the num- 
ber of picture elements across the field in the direction 
transverse to line scan, particularly an increase beyond 
the number of minimum length charge transfer stages 
that will fit into each one of paralleled charge transfer 
channels extending across a semiconductor die of rea- 
sonable size. It appears to us to be difficult to extend 
column lengths in the array over adjoining semiconduc- 
tor dies, while (as will be discussed later in this docu- 
ment) we were able to arrange for extending row 
lengths in a CCD imager by designing semiconductor 
dies that could be abutted with others of their like. 
Further, problems appear in the long-column arrays 
because of charge transport factor limitations. But, with 
transversal scanning being done by optical displacement 
of the image field relative to a line CCD imager, the 
minimum length of a charge transfer stage no longer 
imposes a limitation on resolution in the direction trans- 
verse to line scan. As we will reveal, this becomes im- 
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portant in arranging for color discrimination by the 
CCD imager. 
Color discrimination properties have been provided 
many ways in the prior art to CCD field imagers, be- 
cause of the interest in developing cameras for color 
television broadcasting or simpler color television cam- 
eras for home use. In broadcast cameras a color-dis- 
criminating optical beam splitter has been used to sepa- 
rate incoming radiation into spectral components for 
application to separate CCD field imagers. These imag- 
ers generate video signals responsive to the spectral 
components they respectively receive. This approach 
involves close optical registration of the photosensing 
sites on the various imagers to preserve image resolu- 
tion, so it seemed best to us to avoid this approach in the 
high-resolution satellite camera. 
CCD field imagers have also been used in conjunc- 
tion with color-pattern optical filters, either of a contact 
type or of a type using relay optics. This practice of 
using color pattern filters with imaging devices arose 
during the development of single-tube color cameras, 
which used color-pattern optical filters to place stripes 
of differing colors on their targets in superposition with 
scan lines. The various color responses in electric signal 
from radiation received by the camera were subse- 
quently sorted out by line selecting means following the 
camera tube. Color stripe filters with stripes parallel to 
line scan have not been used in CCD field imagers to 
our knowledge. In part this may be because the mini- 
mum length of charge transfer stages readily contructed 
on a semiconductor die of reasonable size, using current 
silicon-device design rules, just about fulfills the vertical 
resolution requirements of broadcast television stan- 
dards, so the loss of vertical resolution incurred with a 
horizontal color stripe filter would complicate device 
design. A more important reason, perhaps, is to obtain 
superposed picture element samples for the various 
color responses one must resort to transversal low-pass 
spatial filtering involving the use of time delays of sub- 
stantial length (i. e. of line scan time length). In any case, 
the color-pattern optical filters employed with CCD 
field imagers employ color patterns more complex than 
simple color stripes or employ color stripes in the direc- 
tion transverse to line scan. The superposing of picture 
element samples in the various color responses by low- 
pass spatial filtering in the line scan direction, which is 
required with this latter type of color stripe filter, does 
not need long time delays. 
If one attempts to perform patterned-color filtering 
with a line imager analogous to the filtering provided 
for one row of the CCD field imagers with patterned- 
color filters, the photosensing sites in the line imager 
receive radiation selectively spectrally filtered line seg- 
ment by line segment. That is, the pattern of filtering 
corresponds to that provided by a color-stripe filter 
having stripes in the direction transverse to line scan. 
The color-pattern filtering, or color-stripe filtering 
transverse to direction of line scan, undesirably reduces 
the resolution of the imager in direction of line scan. 
Attempting to magnify the image optically before ’pro- 
jecting it into a lengthened line imager, as a way of 
maintaining spatial resolution despite line image seg- 
mentation by the color filter, is unattractive to do. Even 
though buttable linear arrays on respective semiconduc- 
tor dies can be used to accommodate lengthening of the 
line array, the increased capacitance associated with the 
gate electrodes of the line imager undesirably cuts 
down the speed with which charge samples can be 
e 
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moved in the imager and converted to output voltage 
samples. 
We provide for color discrimination in our CCD line 
imager in a surprising way. We use an area array of 
photosensing sites-rather than a linear array-and we 
use a color-stripe filter with the color stripes running in 
the row direction of the CCD imager,-and in the di- 
rection of line scan, in the line imager output signal. In 
the direction transverse to line scan the line image pass- 
ing through an optical slit filter is beam split or defo- 
cussed in the transverse direction, before passage 
through the color-stripe filter. That is, the same line 
image is replicated for application to each row of 
charge sensing sites in the area array, that application 
being made through respective stripes of the color- 
stripe filters. Each row of photosensing sites in the array 
receives a different spectral response stripe, but each 
different spectral response is to one of the replications 
of the same line image. An area array of rows of photo- 
sensing sites in which successive rows of the sites re- 
ceive response to the same line image, rather than to 
successive line images in an area image, we term a “rep- 
licated line imager”. Resolution in the direction of line 
scan is not compromised by such filtering. 
The resolution in the transverse direction is deter- 
mined by the optical slit filter, not by the imager, be- 
cause we operate the area array as a replicated line 
imager. Scanning in the direction transverse to line scan 
still is accomplished by optical line selection. So -we 
continue to avoid the limitation on resolution in this 
transverse direction imposed by the minimum length of 
a charge transfer stage in a field imager. 
As noted above, the array of photosensing sites (Le., 
the image, or A register) is arranged so the spectrally- 
filtered line images lie along the rows of the array, 
which are of extended length to provide high resolution 
in the direction of line scan. The columns of the array 
defined by the CCD charge transfer channels are short, 
facilitating the rapid transfer of line segment portions of 
the charge samples from the adjacent columns of the 
array into corresponding columns of a few-row field 
storage, or, B, register during relatively short transfer 
intervals between relatively long image integration 
times. After each transfer interval the charge samples 
can be advanced a row at a time in the field storage 
register with the row transferred out of the B register 
transferred in parallel into an output CCD line (or C) 
register for subsequent serial read-out to a charge sens- 
ing stage. This mode.of operation is in many respects 
analogous to the field transfer method of charge sample 
extraction in field imagers first described by P. K. Wei- 
mer in U.S. Pat. No. 3,763,480 issued Qct. 2, 1973 and 
entitled “DIGITAL A N D  ANALOG DATA HAN- 
DLING DEVICES”. 
The very few rows and short columns in our repli- 
cated line imager area array make the charge sample 
extraction behave differently from a field imager with 
1:l or 3:4 height-to-width aspect ratio, where the Wei- 
mer charge sample extraction scheme is commonly 
employed. A single row advance transfers a number of 
charge samples in parallel that is a significantly larger 
fraction of the total number of charge samp!es trans- 
ferred from the image register to the field storage regis- 
ter(s) in the field transfer interval. This permits a shorter 
field transfer interval relative to  image integration inter- 
val, which reduces the need for interrupting the projec- 
tion of image into the imager during field transfer in 
order to avoid transfer smear. Transfer smear is an 
4 
unwanted source of crosstalk between the lines of 
charge samples that adversely affects the purity of the 
different color responses. Similarly, the time for transfer 
from the field storage register(s) to the output regis- 
5 ter(?,) can be a substantially smaller fraction of the time 
between field transfer intervals. The proportion of time 
scan lines can be serially read out of the image output 
register(s) to the time they cannot is significantly higher 
than with a field imager, and this helps to keep the 
10 clocking rate of the output registers lower. Also the 
short columns of the image and field storage registers, 
despite the high resolution of the imager in the direction 
transverse to line scan, avoids the introduction of prob- 
lems that would be associated with many signal charge 
Having solved the problem of providing high resolu- 
tion in the direction transverse to line scan, the remain- 
ing problems with regard to a high-resolution CCD 
imager mostly concern obtaining the desired high reso- 
20 lution in the direction of line scan. The limitation on this 
resolution is imposed chiefly by the minimum length of 
the charge transfer stages in the output line (or C) regis- 
ter(s). Dividing this length (as determined by current 
silicon device design rules) into the distance between 
25 opposing parallel edges of a reasonable-size (by current 
standards) semiconductor die, we determined that the 
satellite camera would require a number of abutted such 
dies to obtain the number of picture elements per scan 
line required. The close abutting of photosensing ele- 
30 ments on adjacent dies, required to maintain high reso- 
lution in the line scan direction, necessitate new layout 
techniques for situating the imager on the die. 
Using abutted semiconductor dies with component 
line imagers, to provide a composite line image capable 
35 of sensing a longer line image at given resolution or of 
providing greater resolution for given line image 
length, means output registers on the dies need not 
operate at the high rate required of a single, long output 
register. That is, time-division-multiplexing of the out- 
40 put registers on the semiconductor dies can be es- 
chewed in favor of spatial-multiplexing to cut the clock- 
ing rate required of the registers. In spatial multiplexing 
the imager output registers are read out in parallel at the 
same time, 
Spatial-multiplexing can be carried further using a 
plurality of parallelly clocked output registers on the 
same semiconductor die for the component line imager. 
Then, too, the number of stages in each output (or C) 
register becomes of concern with regard to charge 
50 transfer efficiency being less than perfect and giving rise 
to transfer inefficiency noise. With the semiconductor 
’die size we contemplated using, we  decided that half the 
charge transfer channels used for transfer storage 
should be served by one output (or C) register; and the 
Our initial concept of the layout of the replicated line 
imager on the semiconductor die, so abutting compo- 
nent line imagers to form a composite line imager would 
be facilitated was as follows. The rows of an image (or 
60 A) register would extend between the opposing edges 
of the die at least one of which would abut an adjoining 
die. The rows of a field storage (or B) register would 
also stretch between the edges, and its columns would 
continue from respective columns of the A register. The 
65 final charge transfer stages in the charge transfer chan- 
nels making up the columns in a half of the B register 
closest to one edge of the die would connect by a fan-in 
structure to respective ones of the successive charge 
15 transfers through those CCD registers. 
45 
55 remaining half, by another output register. 
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transfer stages in one of the two output (C) registers, 
and the other output register would have the final 
charge transfer stages in the other charge transfer chan- 
nels of the B register connected to it  analogously. 
We conceived using a common electrometer, or 
charge sensing stage, centrally located between the 
opposing abuttable edges of the die, for both output 
registers, which output registers would be clocked for 
charge transfer in opposite directions towards the elec- 
trometer. The electrometer was to be a field effect tran- 
sistor with gate connection to floating diffusions in each 
of the output registers. The central location of the elec- 
trometer would tend to keep elements away from the 
edges of the die that were adapted for abutting an ad- 
joining die and reduce the amount of fan-in between the 
field storage register halves and their corresponsing 
output registers. Using a common electrometer for the 
two output registers, rather than separate ones, we be- 
lieved would avoid congestion in the central portion of 
the semiconductor die. 
While this concept of using plural output registers 
which charge transfer away from the opposing abut- 
table edges and towards charge sensing circuitry well 
within the confines of the semiconductor die top-sur- 
face boundary was retained in our subsequent camera 
development, we found a number of practical problems 
with our initial lay-out conception that tended to ad- 
versely affect the fabrication yield of the imager dies. 
Using a common electrometer stage for the two output 
registers on each die involved 90" turns within 15 mi- 
crons at the ends of those registers, which gave trouble. 
The busses carrying clocking signals to gate electrodes 
of the A and B registers had to cross the C registers, so 
avoiding clocking cross-talk was difficult. Bus routing 
problems were so severe that we could find no way to 
use anti-blooming drains, owing to the difficulty of 
making connections to the drains. 
We found these problems could be avoided with a 
layout of the following type. The image (or A) register 
still extends from a first edge of the semiconductor die 
to a second opposing edge, but is divided into halves 
along a boundary midway between the first and second 
edges of the die. The A 1  and A2 registers that are the 
respective halves of the A register are arranged for 
charge transfer in opposing directions to respective B1 
and B2 field storage registers during charge transfer 
intervals. During subsequent image integration times 
when clocking is halted in the A1 and A2 registers, 
charge samples are clocked out of the B1 and B2 regis- 
ters in the same directions as they were clocked in, 
being clocked in parallel into respective C1 and C2 
output registers for conversion to serial format. Charge 
samples are serially clocked from the C1 and C2 regis- 
ters towards the center of the die to be sensed in sepa- 
rate charge sensing circuits. 
SUMMARY OF T H E  INVENTION 
A primary aspect of the invention is a television cam- 
era using a replicated line imager architecture in a CCD 
imager, means for acquiring radiation defining a line 
image and a spectrum-discriminating striped optical 
filter system receptive of the line image for projecting 
selectively filtered response stripes to respective line 
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the invention concerns replicated line imager architec- 65 
tures and line imager architectures which facilitate 
abutting of imager segments on adjoining semiconduc- 
tor dies to obtain extended line imager length. 
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BRIEF DESCRIPTION OF T H E  DRAWING 
FIG. 1 is a schematic diagram of how edge-abutted 
CCD imagers of the sort embodying the invention are 
arranged to receive color-discriminated line images; 
FIG. 2 is a diagram showing the general architecture 
of the VIS/NIR sensor which embodies our invention 
and is used as a component segment of the linear imager 
in the satellite camera; 
FIG. 3 is a diagram showing in circular inset a detail 
of the FIG. 2 architecture; 
FIG. 4 is a cross-sectional view of the VIS/NIR 
sensor image register; and 
FIG. 5 is a simplified plan view of the VIS/NIR 
sensor, shown with reduced length in the left/right 
direction for ease of illustration. 
DETAILED DESCRIPTION OF T H E  
PREFERRED EMBODIMENTS 
In FIG. 1 an imager 1 and an imager 2 are edge-abut- 
ted at an interface 3 running in a transverse direction 
respective to the line direction, in which line direction 
extend the line images supplied to photosensing sites on 
the imagers 1, 2. These photosensing sites (not specifi- 
cally shown) are arranged in rows underlying the color- 
selective stripes of a contact type color-stripe filter 4. A 
strip 5 of an image field 6 is selected by optics 7 for line 
image scanning. Optics 7 projects a multiple line image 
through the respective stripes of color-stripe filter 4 to 
respective rows of photosensing sites on both imager 1 
and imager 2, or projects a line image astigmatic in the 
transverse direction through all the stripes of color- 
stripe filter 4. 
Color-stripe filter 4, shown as being a contact type 
disposed directly on surfaces of imager 1 and imager 2 
aligned in a plane, alternatively may be located in the 
focal plane of relay optics between optics 7 and the 
imagers 1, 2. T o  avoid needing transparent gate elec- 
trodes, imagers 1 and 2 in our satellite camera were 
CCD imagers of the back-illuminated type. In these, 
radiant energy enters the CCD imager through the 
surface of the semiconductor die opposite its surface on 
which the gate electrodes of the charge transfer devices 
are disposed. Silicon semiconductor dies on which 
back-illuminated CCD imagers are constructed are 
thinned to facilitate the penetration of radiation, partic- 
ularly at the blue end of the visible spectrum, and then 
are mounted on a glass plate transparent to  the visible 
and near infrared (NIR) spectrum. Alternatively, front- 
illuminated CCD imagers can be used with the inven- 
tion. With any of these variants the surfaces of imagers 
1 and 2 upward in FIG. 1 are provided with masks 8 , 9  
(shown in stipple in FIG. 1). These masks are opaque to 
incident radiation, except for those portions of the 
imager surfaces through which line images selectively 
filtered by color-strip filter 4 are projected. 
Optics 7 are for the most part conventional in design. 
They will include a spatial filter with slit aperture run- 
ning in line direction and usually will make use of cylin- 
dric lens for increased light collection. Where the tele- 
vision camera does not translate respective to  image 
field 6 in the transverse direction, as was the case with 
our satellite camera, optics 7 may include an oscillating 
mirror for scanning in the transverse direction. The 
most significant departure from conventional optics 
design for CCD line imagers is the inclusion of a beam 
splitter to provide for parallel component line images, 
or the inclusion of lens to introduce astigmatism in the 
4.663.656 
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transverse direction so the line image spreads out in that 
direction to cover parallel rows of photosensing sites. 
FIG. 2 is a diagram (similar to one used in a NASA 
design review) of the architecture of the portion of the 
replicated line imager that appears on one monolithic 
die of our camera: this portion of the imager is referred 
to as the “VIS/NIR sensor” since it  is used to sense 
both the visible and near infrared components of wide- 
spectrum light reflection from an illuminated object. Its 
image or A register is a composite register that stretches 
across the middle of FIG. 2, being composed of a com- 
ponent A I register on  the left and a component A? regis- 
ter on the right. 
The A I  register and a following first transfer storage, 
or BI ,  register each comprise 2O parallelled charge 
transfer channels, or columns, those of the BI register 
being connected in cascade after respective ones of the 
A I  register. The 2O charge transfer channels of the B1 
register then connect to respective ones of the succes- 
sive charge transfer stages in a first output line, or CI ,  
register. The 29 parallelled charge transfer channels in 
the A I  and B I  registers and the 2y serial charge transfer 
stages of the C I  registers cannot be drawn on a normal 
size sheet, and the dimensioning in this direction is rep- 
resented in abstract form by the initial and final ordinal 
numbers “1” and ‘‘5512” of these structures at the bottom 
of FIG. 2. 
The A? register and a following second storage, or 
Br, register each comprise Z9 paralleled charge transfer 
channels, or columns, those of the Bz register being 
connected in cascade after respective ones of the A2 
register. The z9 charge transfer channels of the Bz regis- 
ter then connect to respective ones of the successive 
charge transfer stages in a further output line, or Cz, 
register. The Z9 parallelled charge transfer channels in 
the A? and B? registers and the associated charge trans- 
fer stages in the Cz register are ordinally numbered 
“5 13” through “1024,” as indicated by these numbers 
appearing at .the top of FIG. 2. CI and Cr registers are 
shown each with a few further stages at their ends. 
The columns of the A1 and A2 registers may have 
blooming drains between them. These blooming drains 
are the “teeth” of one of two “comb” structures BDI 
and BD2, each drain being connected at one of its ends 
to one of two drain buses forming the “backs” of the 
“comb” structures BDI  and BD2, which buses have 
respective connections for accessing from off-die. The 
accessibility of the blooming drain structures BD 1 and 
BD2 for off-die connection is a feature of the FIG. 2 
imager architecture. 
Dashed lines in the Ai and A2 registers indicate the 
locations of rows of charge storage stages in bands 
respectively associated with the red (R) stripe, the blue 
(B) stripe, the green (G) stripe and the near infrared 
(NIR) stripe of the color-stripe filter 4 of FIG. 1. In 
FIG. 2 each row indicated by dashed line is to be 
viewed as being associated with a respective charge 
transfer stage in each of the 2locharge transfer channels 
of the Ai and A2 registers. That is, each of these charge 
transfer channels consists of four charge transfer stages 
in series; and, during image integration times when A I  
and A? register clocking is halted, these four charge 
transfer stages collect charge carriers generated respec- 
tively by photoresponse to R, G,  B and NIR compo- 
nents of a line image segment. 
During each replicated-line-image-transfer time inter- 
val, interspersed among image integration intervals, the 
clocking of the A I  and A2 component image registers is 
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resumed. The ones of the successive charge transfer 
stages in each charge transfer channel (or column) of a 
CCD register which align in the direction orthogonal to 
the column are considered as forming a row in that 
register. The charge packets accumulated in the four 
rows of the A I  register during an image integration time 
are transferred to corresponding rows of the BI register 
by clocking these A1 and BI registers synchronously 
during the ensuing replicated-line-image transfer inter- 
val; and the charge packets accumulated in the four 
rows of the A? register are transferred to corresponding 
rows of the B? register by clocking these registers syn- 
chronously. The B1 and B2 registers are provided with 
more rows than the A I  and A2 registers, and the syn- 
chronous clocking of these registers is continued after 
charge packets descriptive of line image have been 
clocked out of the Ai and A2 registers into the BI and 
B? registers, respectively. This transfers a row of smear 
charge samples into each of the BI  and Bz registers 
behind their respective rows of IR, B, G and R samples. 
The CCD replicated line imager is like the field transfer 
type of CCD area imager in that: when operated open- 
shutter during transfer from image register, or when 
operated shutterless, the imager is subject to transfer 
smear. The generation of transfer smear has been de- 
scribed in detail by P. A. Levine in his U.S. Pat. No. 
4,010,319 issued Mar. 1, 1977 and entitled “SMEAR 
REDUCTION IN CCD IMAGERS”. The collection 
of smear charge samples by empty-well clocking, as is 
done in the NASA satellite camera herein described, is 
described in detail in P. A. Levine’s U S .  patent applica- 
tion Ser. No. 554,085 filed Nov. 21, 1983, now U.S. Pat. 
No. 4.567,524, entitled “SMEAR REDUCTION IN 
ING”, and assigned to RCA Corporation. 
In the ensuing image integration time, when A I  and 
Az register clocking is again halted, B1 and B2 register 
forward clocking continues intermittently to advance 
lines of charge packets in parallel from one row to the 
next in each of the Bi and B2 registers. The Iines of 
charge packets advanced out of the B1 and B2 registers 
are parallelly loaded respectively into the charge trans- 
fer stages of the C I  register and into the charge transfer 
stages of the CZ register, while CI and Cz clocking is 
halted. B1 and B2 register clocking is at relatively low 
rate and after each line advance, with the stages of the 
Cl and C2 registers having been parallelly loaded with 
charge packets, the CI and C2 registers are clocked at 
relatively high rate to transfer these charge packets in 
shift register operation. This operation supplies charge 
packets from registers C1 and C2 serially to an electrom- 
eter stage E1 and to an electrometer stage E2, respec- 
tively. Electrometer stages El and E2 are floating-diffu- 
sion output stages in the NASA satellite camera. 
FIG. 3 is a diagram (similar to one used in NASA 
design review), which shows at top a stylized represen- 
tation. of the FIG. 2 architecture with a circular area at 
the adjoining edges of the A I  and A2 registers being 
indicated by stippling, and which shows in circular inset 
at bottom an expanded detail view of gate electrode 
structure in the indicated circular area. FIG. 3 is useful 
in understanding how the A1 and A2 registers are 
clocked for charge transfer in opposing directions. 
Each of the first-layer polysilicon gate electrodes $111, 
shown in heavy stipple and receptive of a first phase 
a1.4 of three-phase A register clocking signal, extend 
straight across both A I  and A2 component registers of 
the complete A register. The second-layer polysilicon 
CCD IMAGERS USING EMPTY W E L L  CLOCK- 
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gate electrodes +?..I, shown in crosshatch and receptive 
of a second phase Q:,.j of three-phase A register clock- 
ing signal. overlap the bottom edges of the first-layer 
polysilicon gate electrodes in the A I  register shown at 
the left of the FIG. 3 blown-up inset: but they overlap 
the top edges of the first-layer polysilicon gate elec- 
trodes in the A? register shown at the right of the FIG. 
3 blown-up inset. A third-layer of polysilicon is a sheet 
electrode +3..1 which extends over the entire gate elec- 
trode structure thusfar described and receives a third 
phase Q~,.J of three-phase A register clocking signal. So, 
during image transfer times three-phase A register 
clocking signals are in progressive succession @,,J 1,  @,,I>, 
Q.43 to transfer charge packets in the forwarded direc- 
tion from top to bottom in the A I  register and from 
bottom to top in the A? register. During image integra- 
tion times the buried CCD in n-type silicon bulk has its 
second- and third-layer polysilicon gate electrodes held 
relatively negative and has its first-layer polysilicon 
gate electrodes held relatively positive. Consequently, 
charge carriers generated by photoconversion are col- 
lected under the first-layer polysilicon gate electrodes. 
FIG. 4 is a cross-section of the laminated CCD 
imager and color-stripe filter assembly, in the image 
register region. The cross-section is taken transverse to 
the gate electrode structure. The thinned CCD imager 
10 per se is connected by a layer 11 of epoxy to a rela- 
tively thick glass support plate 12 shown in broken- 
view. CCD imager 10 is formed in a silicon substrate 13 
of p-type silicon; and the CCD structures are made to be 
of buried type, for which purpose a thin region 14 of 
n-type silicon overlies substrate 13. (The bottom surface 
of the p-type silicon substrate 13 is made p+  to provide 
a drift field into the substrate to avoid back surface 
recombination noise; this detail is not shown in FIG. 4.) 
A three polysilicon layer gate electrode structure 
overlies region 14. A passivated silicon dioxide struc- 
ture 15 extending over the surface of region 14 has 
disposed therein a succession of storage gate electrodes 
16-1, 16-2, 16-3 located in the first polysilicon layer and 
overlapped at their trailing edges by the leading edges 
of respective one of transfer gate electrodes 17-1, 17-2 
located in the second polysilicon layer. The third layer 
18 of polysilicon forms a sheet electrode providing 
transfer gates between each transfer gate electrode 17-1, 
17-2 in the second polysilicon layer and the succeeding 
storage gate electrode 16-2, 16-3 in the first polysilicon 
layer. The effective length of the storage gates is 25 pm; 
the effective lengths of the transfer gates following 
them are 20 pm and 15 pm; and the silicon substrate 13 
is thinned to 12 pm thickness; The methods for thinning 
substrate 13 and for making the gate structure are well- 
known in the art. 
The storage gate electrodes 16-1,16-2,16-3 in the first 
layer of polysilicon have @ ] A  clocking voltage applied 
to them; the transfer gate electrodes 17-1, 17-2 in the 
second layer of pol ysilicon have @A2 clocking voltage 
applied to them; and the transfer gate “electrodes” pro- 
vided by the sheet electrode 18 in the third layer of 
polysilicon have @3,4 clocking voltage applied thereto. 
Integration of charge carriers generated by photocon- 
version is done in substrate 13 in potential wells induced 
under the storage gates 16-1, 16-2, 16-3 in the first layer 
of polysilicon. Light, as indicated by wavy arrows, 
enters silicon substrate 13 from the “back” surface (i. e. 
the bottom surface as shown in FIG. 4 and as consid- 
ered by a semiconductor die designer), coming through 
slits (shown in cross section) in a metal mask 19 evapo- 
10 
rated on the surface of glass support plate 12 cemented 
to substrate 13. These slits are centered under the stor- 
age gate electrodes 16-1, 16-2, 16-3 providing a 15 pm 
aperture. Color-selective stripe filters (e.g. 20, 21) are 
5 laid down over these slits and epoxy flows around these 
filters in forming the otherwise-three-micrometer thick 
layer 11 when substrate 13 is cemented to glass support 
plate 12. Support plate 12 is transparent to visible light 
and near-IR which enters at the surface appearing at the 
10 bottom of FIG. 4, which surface is provided per con- 
vention with an anti-reflective coating (not shown in 
FIG. 4). 
FIG. 5 shows the front surface of a back-illuminated 
CCD imager viewed through the thinned semiconduc- 
15 tor die and opposite back surface. Three-phase clocking 
is used in the FIG. 5 imager, which is of the type CCD 
imagers 1 and 2 of FIG. 1 are in our satellite camera. 
The first and second layers of polysilicon gate elec- 
trodes are shown in stipple and in cross-hatch, respec- 
20 tively. The third layer of polysilicon electrodes com- 
prises area electrodes each covering a complete CCD 
register, and the visible portions of these area electrodes 
are shown without stipple or cross-hatch. 
The composite image register comprises component 
25 image registers respectively denominated A I  and A2. 
The gate electrodes in first layer of polysilicon are con- 
tinuous across both the A I  and A2 registers, and during 
image integration times the collection of charge carriers 
generated by photoconversion takes place in the poten- 
30 tial energy wells induced by relatively positive voltages 
in these gate electrodes. The gate electrodes in the sec- 
ond layer of polysilicon jog in position at the juncture 
between A1 and A2 registers, in effect changing the 
order in these registers of these second-layer gate elec- 
35 trodes with the portions of the area electrode in the 
third layer of polysilicon not electrostatically shielded 
against by the second-layer gate electrodes. This ar- 
ranges the A I  and A2 registers for charge transfer in 
opposing directions during field transfer times when 
40 normal three-phase clocking resumes, (rather than 
clocking being halted as during image integration, with 
the first-layer gate electrodes being maintained rela- 
tively positive and the second-layer and third-layer gate 
electrodes being maintained relatively negative). 
There are four first-layer gate electrodes and 29 col- 
umns in each of the A I  and A2 component image regis- 
ters. So there are four rows of 210 photosensing sites in 
the composite image register. The large number of pho- 
tosensing sites per row makes it impractical to show 
50 separately each column of the A1 and B1 registers and of 
the A2 and B2 registers, or to show each charge transfer 
stage of the C1 and C2 registers arranged to be side- 
loaded respectively from the B1 and B2 registers. So, 
there is considerable foreshortening in FIG. 5 of the 
55 extent of the VIS/NIR sensor from left to right. The 
further charge transfer stages in the Cl register, not 
explicitly shown, are implicitly indicated by the arrow 
specifying charge transfer in the righthand direction 
during serial read-out to electrometer stage El; and, 
60 similarly, the further charge transfer stages in the C2 
register, by the arrow specifying charge transfer in the 
lefthand direction during serial read-out of register C2 
to output electrometer stage E2. 
During field transfer intervals the A I  image register 
65 transfers charge packets through the charge transfer 
channels forming its respective columns into charge 
transfer channels forming the columns of a transfer 
storage-BI register. And the A1 image register transfers 
45 
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charge packets through the charge transfer channels 
forming its respective columns into charge transfer 
channels forming the columns of a transfer storage Bz 
register. There is synchronous three-phase clocking of 
the A I  and BI registers and of the A? and Br registers 
during field transfer intervals, and this synchronous 
clocking continues for one row advance after the rows 
of the A I  and A? registers are cleared of charge packets 
descriptive of picture element samples. The B1 and B2 
registers have five rows apiece; and at the conclusion of 
field transfer a row of transfer smear response samples 
in each of these registers together with a row of R 
response samples, a row of G response samples, a row 
of B response samples and a row of NIR response sam- 
ples. The generation of transfer smear samples by clock- 
ing a phantom row of charge samples across an image 
register, and the ways in which such transfer smear 
samples are used to improve CCD imager output signals 
are explained in detail by P. A. Levine in his U.S. Pat. 
No. 4,567,524. 
During each image integration interval subsequent to 
a respective field, transfer clocking is halted in the A I  
and. A? registers with @?,.! and @ 3 ~  phases which are 
held low, or relatively negative in potential. Charge 
carriers generated by photoconversion in the silicon 
substrate called under the gate electrode which is recep- 
tive of @ I d  phase held high and is nearest to the site of 
their generation. The lines of charge packets transferred 
to the B1 and B2 registers are clocked to advance lines of 
charge packets in ranks from one row to the next at 
selected times within the image integration interval, 
with the last lines transferred out of the Bl and B2 regis- 
ters side-loaded in parallel into the charge transfer 
stages of the Cl and C? registers, respectively. During 
this side-loading process clocking is halted in the C1 and 
C, registers to condition their respective charge transfer 
stages to accept charge packets transferred from respec- 
tive columns of the Bl and Bz registers. After the Cl and 
Cz registers are side-loaded in parallel with lines of 
charge packets, C1 is clocked to transfer the charge 
packets therein serially to electrometer output stage E; 
and C2 is clocked to transfer the charge packets therein 
serially to electrometer output stage E2. Best modula- 
tion transfer factor (MTF) is obtained at lower Cl and 
Cz clocking rates, so it is advantageous to forward clock 
C1 and C2 registers in parallel using spatial division 
multiplexing of the E1 and E2 outputs. But one of the Cl 
and C2 registers may be forward clocked to transfer all 
image samples out of it, then the other one forward 
clocked to transfer all image samples out of it, in a time 
division multiplexing alternative mode of operation. 
One skilled in the art of CCD imager design will 
notice the similarities of the charge transfer operations 
in th replicated line imager to the charge transfer opera- 
tions in area imagers of field transfer type. FIG. 5 is of 
primary interest in discussing in more detail the layout 
advantage of the replicated line imager architecture 
shown in more abstract form in FIG. 2, particularly 
with regard to the solution of the problems with the 
routing of clocking voltage buses. 
The first and second straight-line edge boundaries 31, 
32’ of the monolithic die top surface which may abut 
corresponding second and first boundaries of the top 
surfaces of adjoining similar monolithic dies are related 
to the FIG. 5 plan view as follows. The left ends of the 
A I  and B1 registers and the left end of the C1 register 
align along the first straight-line edge boundary 31 of 
the monolithic die top surface. The right ends of the A2 
and B? registers and the right end of the C2 register align 
along the second straight-line edge boundary 32 of the 
monolithic die top surface. 
The more important bond pads for connection of the 
5 CCD imager die to its package pin-out are shown in 
FIG. 5 as little boxes, each surrounding the designation 
of the signal to flow there through which may also be 
considered as “identification numeral” for the bond 
pad. The bond pads for the imager are on the top sur- 
10 face of the die along third and fourth boundaries 33, 34 
of the surface respectively at bottom and top of FIG. 5 
and both perpendicular to the first and second bound- 
aries of the surface; this is done to facilitate the abutting 
of monolithic dies to obtain the lengthened replicated 
l 5  line imager. The output connections of the electrometer 
output stages El and E2 are actually closer to the center 
of the monolithic die than appears in FIG. 5, which is 
illustrated with reduced length in the left/right direc- 
tion. These connections are to bond pads located cen- 
lo trally along the third and fourth boundaries, 33, 34 
respectively, of the imager front-side surface. Clock- 
wise (as viewed from the backside of the imager per 
FIG. 5) along the third boundary 33 from the V I  bond 
pad to which El output connection is made are posi- 
25 tioned @IC] ,  @2c1, @ ~ C I  bond pads to which buses for 
the clocking voltages of C1 register connect; and clock- 
wise along the fourth boundary 34 from the V2 bond 
pad to which E2 output connection is made are posi- 
3o tione $10, $20, $30 bond pads to which buses for the 
clocking voltages of the C2 register connect. 
The CI and C2 registers have “fat zero” (FZ) bias 
charges sideloaded into charge transfer stages at their 
left and right ends, respectively, by charge injection 
35 circuitry Fl and Fr, respectively, at the bottom and at 
the top of FIG. 5 near the third and fourth boundaries 
of the front surface of the imager. These fat zero 
charges are clocked through the C1 and C2 registers to 
occupy their charge transfer stages as they are emptied 
40 of charge packets descriptive of image samples. Bond 
pads for application of voltages to control “fat zero” 
level, if used, would be located in a far left position 
along the third boundary 33 and in a far right position 
along the fourth boundary 34. 
The.$lBl and $ 2 ~ 1  and gate electrodes of register B1 
and the $ 1 ~ 2  and $ 2 ~ 2  electrodes of register B2 are the 
“teeth” of four “comb” structures having their backs 
near die center. The backs of the comb structures pro- 
viding $ 1 ~ 1  and $281 gate electrodes and the sheet elec- 
50 trode providing $381 gate electrodes are ohmically 
contacted at their right edges by metal buses connecting 
to $381, $ 2 ~ 1 ,  $ 1 ~ 1  bond pads located counter-clock- 
wise (as viewed from the side of the imager shown in 
FIG. 5) from the electrometer output stage E1 output 
5 5  bond pad VI .  The backs of the comb structures provid- 
ing $182 and $ 2 ~ 2  gate electrodes and the sheet elec- 
trode providing $3B2 gate electrodes are ohmically 
contacted at their left edges by metal buses connecting 
to $3B2, $2E2, $ 1 8 2  bond pads located counter-clock- 
60 wise (as viewed from the side of the imager shown in 
FIG. 5) from the electrometer output stage E2 output 
bond pad V2. 
Note the clocking voltage buses to the C1 and C? 
registers do not run over any clocking voltage buses of 
65 the other registers. Nor do the clocking voltage buses to 
the BI and Bz registers run over the clocking voltage 
buses to the A1 or A? registers. So, the likelihood of the 
magnitudes of charge packets in- the CCD registers 
45 
4.663.656 
13 
being perturbed by clock noise is substantially de mini- 
mus. 
The gate electrode structures in register A I  receptive 
of the @;,.I I ,  @?..I I and @i,.l i  clocking signals ohomically 
contacted by metal buses connecting to +3:1i, + ~ . . I I ,  
$1,.11 bond pads located in the leftmost positions along 
the top boundary 34 of the imager front-side surface. 
The gate electrode structures in register A2 receptive of 
CPI..!~, Q2.42, and @3,.12 clocking signals are ohmically 
contacted by metal buses connecting to $I.,Q, + 2 ~ 2 ,  
+.i..Iz bond pads located in the rightmost positions along 
the bottom boundary 33 of the imager front-side sur- 
face. 
Bond pads for drain voltages and substrate drain 
voltages (not shown) are suitably interspersed between 
sets of the bond pads thusfar described. The foregoing 
description should make clear that the FIG. 2 architec- 
ture for the replicated line imager provides straightfor- 
ward accessibility of the various areas of the chip for 
metal bus connection to bond pads along the top and 
bottom edges of the dies without need for cross-unders 
or tunnels. 
In the color-discriminating replicated line imager 
used in the satellite camera, the maintenance of color 
purity in the lines of charge packets responsive to differ- 
ent filterings of light energy is a primary concern, and 
transfer smear degrades color purity. To reduce transfer 
smear insofar as possible, the transfers of charge packets 
from A I  to Bi register and from A2 to B2 register are 
made as fast as possible. The fast clocking thus necessi- 
tated and the extreme width of the gate electrodes in the 
AI,  B1, A2 and Bz registers makes low-pass filtering of 
clocking voltages, as imposed by the distributed resis- 
tances of the polysilicon gate electrodes and their dis- 
tributed capacitances, a considerable problem. The con- 
nection through from A1 register to A2 register of simi- 
larly clocked polysilicon gate electrodes, together with 
the imposition of clocking voltages at both ends of the 
composite A register thus provided, helps reduce this 
problem in the center of the composite A register by 
parallelling two distributed resistances back from the 
distributed capacitance to clock voltage drive sources. 
This problem is further reduced by exploiting the 
per-unit-length resistivity of top aluminization busses 
being lower than that of polysilicon gate electrodes. 
The A register gate electrodes of like phasing have 
interconnection by top aluminization not only at their 
ends, but at two locations along their lengths. These 
interconnections are then parallelled by top aluminiza- 
tion bus connections superposed over certain of the gate 
electrodes clocked by the very clocking voltages the 
bus connections carry. This further reduces the effec- 
tive distributed resistances of the $ 1 ~ 1 ,  ~$2~1,  +3A1, $1~2, 
$ 2 ~ 2 ,  and $3.42 gate electrodes at most points along their 
lengths to permit faster A register clocking during 
image transfer intervals. For similar reasons the B1 and 
B2 registers have interconnections of like-phase gate 
electrodes at their ends and midway along their lengths, 
to  which clocking voltages are applied by top alumini- 
zation bus connections superposed over certain of the 
gate electrodes clocked by the very clocking voltages 
the bus connections carry. The running of the clocking 
voltage top aluminization bus connections over polysili- 
con gate electrodes, to which are applied the voltages 
the bus connections carry, avoids undesirable clocking 
voltage cross-talk to the gate electrodes. 
As the technology of making imperfection-free 
momolithic semiconductoi devices improves, so longer 
14 
die sizes become more practical, more complex CCD 
imager architectures which utilize the teachings of our 
invention may become attractive to use. The image 
sensing sites in these CCD line imagers may be appor- 
5 tioned into 2N image registers, where N is a positive 
integer larger than one, with a corresponding number of 
transfer storage registers disposed on alternate sides of 
the composite image register, with a corresponding 
number of output registers for performing parallel-to- 
10 series conversion, and with electrometer stages dis- 
posed away from the edges of the die for sensing the 
charge packets serially supplied from the output regis- 
ters. In other words architectures where a plurality N of 
architectures per FIGS. 2 and 5 are disposed side by 
l 5  side on  a single monolithic semiconductor die, with 
image register rows in alignment, are possible. The 
apportionment of image sensing sites among 2N compo- 
nent image registers will still be desirable for avoiding 
the problem of transfer efficiency introducing line shad- *' ing in a very long line imager. There is additional flexi- 
bility in these extended architectures with regard to the 
positioning of the electrometer output stages with re- 
spect to the ends of output line (C) registers not at the 
edges of the die; the electrometer stages can be at either 
end of one of these output line (C) registers. Further- 
more, certain of these architectures with 2N image 
registers, N being greater than one, can be modified to 
archtectures with 2N - 1 image registers by lopping off 
3o one of the end component image (A) registers and its 
associated transfer storage (B) and output line (C) regis- 
ters. 
Our teaching with regard to dividing a line imager 
image register to supply ranks of charge packets to a 
35 plurality of output registers alternatively placed on 
opposite sides of the image register is applicable to 
certain simpler CCD imager architectures. A line 
imager with a single row image register and no transfer 
storage register may, for example, use two or more 
40 output registers alternately placed on opposite sides of 
the image register. 
Such a line imager with two output registers is con- 
figured on a monolithic die so as to be abuttable with 
other line imagers to form an extended line imager, in an 
45 alternative satellite camera to the embodiment just de- 
scribed. Four extended line imagers are used, the image 
register of each irradiated with a line image of a differ- 
ent one of the R, G,  B and NIR spectral components. In 
this alternative satellite camera, which is more complex 
50 than the cam'era we have described in detail, the prob- 
lem of transfer smear is avoided in the imagers them- 
selves. 
The scope of the claims which follow should be con- 
strued taking into consideration such alternative em- 
25 
55 bodiments of our invention. 
What is claimed is: 
1. A television camera comprising: 
a semiconductor imager having an image area regis- 
ter in which photosensing sites are arranged by 
row and by column, having a charge coupled de- 
vice storage area register for periodically receiving 
successive rows ?f charge samples from said photo- 
sensing sites one row after another having an out- 
put register for receiving the charge samples of 
each successive row in parallel from said storage 
register and providing them in serial order, and 
having charge sensing circuitry coupled to said 
output register for converting each said successive 
60 
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row of charge samples provided in said serial order 
into a respective line of an output signal; 
means, operative between periods for transferring 
charge samples from said photosensing sites and for 
means for acquiring radiation defining a line image; loading charge samples in parallel into the charge 
an optical filter system having spectrum-discriminat- transfer stages of said second CCD output register, 
ing stripe filters; and for transferring the parallelly loaded charge sam- 
means for projecting said line image through each ples from each successive charge transfer stage in 
stripe filter of said optical filter system at the same said second CCD output register to the next in a 
time. such that at least a segment of said line image direction towards the center of the imager; 
which passes through each stripe filter is projected means for sensing charge samples transferred from 
into said image register so as to impinge on a re- I O  the last charge transfer stage of said first CCD 
spective row of said image register, each respective output register for generating samples of said 
row photosensing paid projected segment of said imager output signal; and 
line image simultaneously. means for sensing charge samples transferred from 
2. A television camera as set forth in claim 1 wherein the last charge transfer stage of said second CCD 
said means for acquiring radiation defining a line image 15 output register for generating samples of said 
is of a type for acquiring a plurality of line images, imager output signal. 
successive in time, and includes: 8. A monolithic CCD imager as set forth in claim 7 
means for causing successive ones of said line images wherein said first and second CCD output registers are 
to scan over a field of view in a direction transverse on opposite sides of said at least one row of photosens- 
to the direction in which said line images extend. 20 ing sites. 
3. A television camera as set forth in claim 2 having at 9.' A plurality of monolithic CCD imagers as set forth 
least a further' one of said semiconductor imager, the in claim 8 abutted end-to-end with their rows of photo- 
rows in the image register of each semiconductor sensing sites in alignment, thereby to provide a compos- 
imager being impinged upon by a different segment of ite, extended imager. 
said projected line image. 10. A monolithic CCD imager as set forth in claim 8 
4. A television camera as set forth in claim 1 having at wherein there are plural rows of photosensing sites 
least a further one of said semiconductor imager, the receptive of respective line images, said sites being ar- 
rows in the image register of each semiconductor ranged in columns corresponding to parallelled charge 
imager being jmpinged upon by a different segment of transfer channels of first and second CCD image regis- 
said projected line image. 30 ters, the portions of said rows of photosensing sites in 
5. A television camera as set forth in claim 1 wherein said first CCD image register originating charge sam- 
said means for acquiring radiation defining a line image ples respectively descriptive of first segments of said 
includes a beam splitter for splitting an original line respective line images impinging on those portions of 
image for projection through respective stripes of said said rows, and the portions of said rows of photosensing 
striped optical filter. 35 sites in said second CCD image register originating 
6.  A television camera as set forth in claim 1 wherein charge samples respectively descriptive of said seg- 
said means for acquiring radiation defining a line image ments of said respective line images impinging on those 
includes means for defocussing an original line image in portions of said rows; and wherein said means for peri- 
the direction transverse to the direction in which the odically transferring charge samples includes a first 
rows of photosensing sites in said semiconductor imager 40 CCD charge transfer storage register with parallelled 
extend, said defocussed original line image being pro- charge transfer channels connecting between respective 
jected through the stripes of said striped optical filter. parallelled charge transfer channels of said first CCD 
7 .  A -monolithic CCD imager for generating an image register and respective charge transfer stages of 
imager output signal, comprising: said first CCD output register, and includes a second 
at least one row of photosensing sites extending in a 45 CCD charge transfer storage register with parallelled 
direction, each said row having its length impinged charge transfer channels connecting between respective 
upon by at least a segment of a respective line parallelled charge transfer channels of said second 
image; CCD image register and respective charge transfer 
first and second CCD output registers, each compris- stages of said second CCD output register. 
ing a respective succession of charge transfer 50 11. A plurality of monolithic CCD imagers as set 
stages arranged ,in a respective charge transfer forth in claim 10 abutted end-to-end with their rows of 
channel extending parallel to said direction; photosensing sites in alignment, thereby to provide a 
means for periodically transferring charge samples composite, extended imager. 
from each said row of photosensing sites, for load- 12. A plurality of monolithic CCD imagers, as set 
ing charge samples in parallel from along a first 55 forth in claim 11, in combination with: 
segment of said row into the charge transfer stages means for acquiring radiation defining a plurality of 
of said first CCD output register, and for loading straight line images, successive in time, including 
charge samples in parallel from along a second means for causing successive ones of said line images 
segment of said row into the charge transfer stages to scan over a field of view in a direction transverse 
of said second CCD output register; to the direction in which the line images extend; 
means, operative between periods for transferring an optical filter including color-discriminating 
charge samples from said photosensing sites and for stripes; and 
loading charge samples in parallel into the charge means for projecting respective portions of one of 
transfer stages of said first CCD output register, for said successive line images at a time through said 
transferring the parallelly loaded charge samples 65 stripes of said optical filter and into the photosens- 
from each successive charge transfer stage in said ing sites in respective ones of said plurality of 
first CCD output register to the next in a direction monolithic CCD imagers so that each of said pro- 
towards the center of the imager; jected portions of said one line image impinges on 
5 
. 
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a respective set of aligned rows of photosensing 
sites i n  a respective one of said pluarlity of mono- 
lithic CCD imagers. 
13. A plurality of monolithic CCD imagers, as set 
means for acquiring radiation defining a plurality of 
straight line images, successive in time, including 
means for causing successive ones of said line im- , 
ages to scan over a field of view in a direction 
transverse to the direction in which the line images 10 
extend; and 
means for projecting different portions of the spectral 
content of each said successive straight line image 
into respective aligned rows of photosensing sites 
in said monolithic CCD imagers. 
14. A monolithic CCD imager as set forth in claim 10, 
means for acquiring radiation defining a plurality of 
straight line images, successive in time, including 
means for causing successive ones of said line im- 20 
ages to scan over a field of view in a direction 
transverse to the direction in which the line images 
extend; and 
means for projecting different portions of the spectral 
content of each said successive straight line image 25 
forth in claim 11. i n  combination with 5 
15 
in combination with: 
I - 
into respective rows of photosensing sites in said 
monolithic CCD imager. 
15. A monolithic CCD imager as set forth in claim 10, 
means for acquiring radiation defining a plurality of 
straight line images, successive in time, including 
means for causing successive ones of said line im- 
ages to scan over a field of view in a direction 
transverse to the direction in which the line images 
extend; 
an optical filter including color-discriminating 
stripes; and 
means for projecting respective portions of one of 
said successive straight line images at a time 
through said stripes of said optical filter'and into 
the photosensing sites of respective image registers 
of said monolithic CCD imager, so that each of said 
projected portions of said one line image impinges 
on said rows of photosensing sites in one of said 
respective image registers of said monolithic CCD 
imager. 
16. A method of operating, as a replicated line 
imager, a semiconductor imager of a type having an 
image register in which photosensing sites are arranged 
in combination with: 
30 
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by row and by column, there being a plurality of rows 
of photosensing sites and a plurality of columns of pho- 
tosensing sites, said method comprising the steps of: 
generating optically a plurality of parallel line images 
optically processing said alike line images differently; 
projecting said differently processed line images into 
respective rows of the photosensing sites of said 
semiconductor imager; 
generating, through photosensing, charge packets at 
said photosensing sites, which charge packets are 
descriptive of line image samples; 
then, periodically removing charge packets from said 
photosensing sites row by row, serially, and then 
column by column serially in each row so as to 
regularly provide said rows of removed charge 
packets in serial order; and 
sensing the magnitudes of the charge packets to pro- 
vide signals descriptive of said line images as sub- 
jected to each different optical processing. 
which are alike; 
17. A television camera comprising: 
a semiconductor imager having an image area regis- 
ter in which photosensing sites are arranged by 
row and by column, having a storage area register 
for periodically receiving successive rows of 
charge samples from said photosensing sites one 
row after another, having an output register for 
receiving the charge samples of each successive 
row in parallel and providing them in serial order, 
and having charge sensing circuitry coupled to said 
output register for converting each successive row 
of charge samples provided in said serial order into 
a respective line of an output signal; and 
means for separating a relatively-wideband-spectrum 
optical line image into a number of parallelly dis- 
posed relatively-narrowband-spectrum optical line 
images for projection into said image register so 
each relatively-narrowband-spectrum optical line 
image impinges on a respective row of photosens- 
ing sites in said image register to be photosensed. 
18. A television camera as set forth in claim 17 
wherein said means for separating a relatively-wide- 
band-spectrum optical line image into a number of par- 
allelly disposed relatively-narrowband-spectrum opti- 
cal line images includes a spectrum-discriminating 
striped color filter, having its color stripes over respec- 
tive rows of photosensing sites in said image register. 
* * * * *  
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